The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Intel® Xeon® Processor C5500/C3500 Series NTB: GuideIntroductionThe task of the non-transparent bridge (NTB) is to provide electrical isolation between two subsystems, local and remote, while providing access to a memory window into each subsystem. The NTB is seen as a root complex integrated endpoint (RCiEP) or a PCI Express* (PCIe*) endpoint, exposing a Type 0 PCIe configuration space. The RCiEP can be flexibly configured for three different usage models. The first usage model fits existing customer requirements: An Intel® Xeon® processor C5500/C3500 series local host’s secondary side of the NTB is connected to a Intel Xeon processor remote host’s secondary side of the NTB, referred to as the back-to-back (B2B)model.Read the full Intel® Xeon® Processor C5500/C3500 Series NTB Programming Guide.
Intel® Xeon® processors provide power savings, scalability performance, integration, and more.
Presents research on multi-core processor performance optimization under thermal constraints.
Explains the Intel® QuickPath Interconnect load board, with definition, features, and limitations.
Platform overview covers new Intel® Atom™ processor with Intel® NM10 Express Chipset features.
Discusses Intel® Atom™ LEAP* architecture and embedded systems instructions for energy efficiency.
Presents tips and steps for signal integrity simulation on a DDR interface.