The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Intel® Xeon® Processor C5500/C3500 Series NTB: GuideIntroductionThe task of the non-transparent bridge (NTB) is to provide electrical isolation between two subsystems, local and remote, while providing access to a memory window into each subsystem. The NTB is seen as a root complex integrated endpoint (RCiEP) or a PCI Express* (PCIe*) endpoint, exposing a Type 0 PCIe configuration space. The RCiEP can be flexibly configured for three different usage models. The first usage model fits existing customer requirements: An Intel® Xeon® processor C5500/C3500 series local host’s secondary side of the NTB is connected to a Intel Xeon processor remote host’s secondary side of the NTB, referred to as the back-to-back (B2B)model.Read the full Intel® Xeon® Processor C5500/C3500 Series NTB Programming Guide.
Intel® Xeon® processors provide power savings, scalability performance, integration, and more.
Telecommunications computing architecture for industrial and military use. (v.1, Feb. 2011)
Processor array reduces image resolution time for radar analytics. (v.1, Feb. 2011)
Learn how intelligent digital advances and signage solutions enhance shopper experience.
Demos digital signage innovations: interactive screens, remote management, and video analytics.
Demos the capabilities of digital video recorders by detecting flames. (v.001, Dec. 2008)