The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
ECC Handling Issues on Intel XScale® I/O Processors: NoteOverviewThis document presents ECC-protected memory information specific to the Intel XScale® I/O processors and focuses on:• Interactions of 80200 Bus Control Unit (BCU) and Memory Control Unit (MCU) as it relates to ECC on Intel XScale® I/O processors, including:— recommended setup— ECC transaction management and reporting— transaction timing/completion considerations— ECC, performance impact and error handling.• 80310-specific issues regarding Intel XScale® technology core memory writes to ECC enabled memory regions.Note: The 80303 is an i960-based IOP processor, so it operates slightly differently than the Intel XScale® processor.ECC Functionality in the IOPThe I/O processor is a single functional device that integrates the Intel XScale® processor with an MCU and intelligent peripherals.Discrete ECC values are calculated and stored in memory by the MCU on each 64-bit bus width memory write. ECC stored values are recomputed and compared with stored ECC values for accuracy by the MCU and/or BCU (80310 only) on each bus 64-bit bus read.Read the full ECC Handling Issues on Intel XScale® I/O Processors Application Note.
Animation: Intelligent system prospects for digital signage, retail, and security. (v.1, Jan. 2013)
Animation: Technology supports retail connectivity, security, and manageability. (v.1, Jan. 2013)
Tech leaders discuss the power of connecting billions of devices to extract greater big data insights.
Ishu Verma discusses Android* SDK and NDK toolsets as well as the benefits of using NDK. (v.001, Oct. 2011)
Mark Hatle describes creating a custom embedded distribution on any architecture. (v.001, Oct. 2011)
A discussion of experimental techniques for rapid mitigation of phishing and spam. (v.1 June 2009)