The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Intel® 5100 Memory Controller Hub Chipset Embedded Computing BriefProduct OverviewThe power-optimized Intel® 5100 Memory Controller Hub Chipset (Intel® 5100 MCH Chipset) supports development with high-performance, low-power Intel® multi-core processors, allowing bladed and dense bladed system designs to fit within a maximum 200-watt power envelope. Platform power savings is derived from lower thermal design power in the Intel 5100 MCH Chipset, a low-power Intel® I/O Controller Hub 9R, and standard native DDR2 memory technology.When combined with the energy-efficient technology of select 45nm Intel® Xeon® processors, this platform delivers compelling performance-per-watt advantages for thermally constrained applications in communications, storage, and embedded market segments. It is ideal for a wide range of applications, such as storage area networks, network attached storage, routers, IP-PBX, converged/unified communications platforms, content firewalls, unified threat management systems, medical imaging equipment, military signal and image processing, and telecommunications (wireless and wireline) servers—particularly in AdvancedTCA* applications.Read the full Intel® 5100 Memory Controller Hub Chipset Embedded Computing Product Brief.
Outlines an energy-efficient platform that increases service options for end users.
Presents research on multi-core processor performance optimization under thermal constraints.
Explains the Intel® QuickPath Interconnect load board, with definition, features, and limitations.
Platform overview covers new Intel® Atom™ processor with Intel® NM10 Express Chipset features.
Discusses Intel® Atom™ LEAP* architecture and embedded systems instructions for energy efficiency.
Presents tips and steps for signal integrity simulation on a DDR interface.